A VME based single turn beam position monitor has been developed to improve diagnostics for the NSLS W ring.
INTRODUCTION
The ability to measure beam position on a turn by turn basis allows operators to increase the injection efficiency and reduce radiation levels by optimizing the injection process. It also enables the measurement of non-linear beam dynamics through phase space tracking. These measurements are particularly difficult when using the button type pickup electrodes (PUEs) commonly found in light sources. The signals are bipolar with no delay between the two 1nS wide lobes (figure 3 trace A). This makes the direct use of commercial sample and hold amplifiers impossible and the use of integrators difficult. Synchrotron oscillations can introduce substantial jitter in the arrival time of PUE signals with respect to the ring timing system, making externally gated rectifiers impractical. The analog front end described in this paper accurately samples the amplitude of the PUE pulse in the presence of timing jitter 2 SYSTEM DESIGN One unit of the system is shown in figure 1 . Monopulse networks are used to generate sum and difference signals from the PUE pulses. The sum and difference signals are then rectified, stretched, and held by the analog boards. The outputs from two analog boards are processed by each digital board. Once digitized, the CPU calculates the beam position and transmits the data to the control system via ethernet. The associated waveforms are shown in figure 3. The sum input (trace A) is amplified by the programmable gain amplifier (PGA) and split two ways. The PGA is consists of two GaaS FET multiplexers, two amplifiers, and 1 attenuator. The selectable gains are -6dB, +12dB, and +24dB and are controlled by the digital board via the P2 backplane. Splitter output 1 triggers the timing circuit and splitter output 2 is routed to a SPDT GaaS FET switch via a coaxial delay line. The delay line compensates for delays in the timing circuit so the gate arrives at the switch at the correct time to rectify the sum signal (traces B and C). When the gate drops low the positive going lobe passes though the switch (trace D). A 50 MHz gaussian lowpass filter then stretches the pulse (trace E), allowing the track and hold amplifier to accurately sample the signal (trace F). The delta signal is processed similarly. The digital board drives the hunch select (B. Sel.) input with a lOnS pulse, selectively enabling the timing circuit only for the chosen bucket. A PUE sum signal arriving during the lOnS window triggers the timing circuit, generating control signals for the GaaS FET switches and the track and hold amplifiers.
The output offset voltage can be measured with no beam in the ring by pulling the CAL. EN. bit high and applying pulses to the B. Sel. input. This generates the same timing signals that would normally be produced by the PUEs. This is useful for measuring and correcting drift in the electronics. The linearity of the analog hoard at three different gain settings is shown in figure 4. 
Digital Board
The digital board (figure 5 ) is a four channel transient digitizer with 12 bit resolution, 8MHz maximum sampling rate, and 32 Ksamples of buffer memory. Pretrigger and posttrigger timing modes have been implemented, allowing the trigger to appear at the beginning, middle, or end of the sampled data. The noise is O.lmm RMS at 750 mA and 2mm RMS at 25 mA. Note in figure 7 the noise is periodic, and probably due to RF pickup. Improved shielding in the production version of the analog board should improve the noise performance. The noise floor measured on the bench is 50pM.
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